SLRS007B - NOVEMBER 1986 - REVISED NOVEMBER 1995

• 1-A Output-Current Capability Per Driver

 Applications Include Half-H and Full-H Solenoid Drivers and Motor Drivers

- Designed for Positive-Supply Applications
- Wide Supply-Voltage Range of 4.5 V to 36 V
- TTL- and CMOS-Compatible High-Impedance Diode-Clamped Inputs
- Separate Input-Logic Supply
- Thermal Shutdown
- Internal ESD Protection
- Input Hysteresis Improves Noise Immunity
- 3-State Outputs
- Minimized Power Dissipation
- Sink/Source Interlock Circuitry Prevents Simultaneous Conduction
- No Output Glitch During Power Up or Power Down
- Improved Functional Replacement for the SGS L293


#### description

The SN754410 is a quadruple high-current half-H driver designed to provide bidirectional drive currents up to 1 A at voltages from 4.5 V to 36 V. The device is designed to drive inductive loads such as relays, solenoids, dc and bipolar stepping motors, as well as other high-current/high-voltage loads in positive-supply applications.


All inputs are compatible with TTL-and low-level CMOS logic. Each output (Y) is a complete totem-pole driver with a Darlington transistor sink and a pseudo-Darlington source. Drivers are enabled in pairs with drivers 1 and 2 enabled by 1,2EN and drivers 3 and 4 enabled by 3,4EN. When an enable input is high, the associated drivers are enabled and their outputs become active and in phase with their inputs. When the enable input is low, those drivers are disabled and their outputs are off and in a high-impedance state. With the proper data inputs, each pair of drivers form a full-H (or bridge) reversible drive suitable for solenoid or motor applications.

A separate supply voltage ( $V_{CC1}$ ) is provided for the logic input circuits to minimize device power dissipation. Supply voltage  $V_{CC2}$  is used for the output circuits.

The SN754410 is designed for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.







FUNCTION TABLE
(each driver)

INP	UTS†	OUTPUT		
Α	EN	Y		
Н	Н	Н		
L	Н	L		
X	L	z		

H = high-level, L = low-level

X = irrelevant


Z = high-impedance (off)

<sup>†</sup> In the thermal shutdown mode, the output is in a highimpedance state regardless of the input levels.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

SLRS007B - NOVEMBER 1986 - REVISED NOVEMBER 1995


#### logic symbol<sup>†</sup>




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### schematics of inputs and outputs

logic diagram







SLRS007B - NOVEMBER 1986 - REVISED NOVEMBER 1995

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Output supply voltage range, $V_{CC1}$ (see Note 1) Output supply voltage range, $V_{CC2}$ Input voltage, $V_1$ Output voltage range, $V_O$ Peak output current (nonrepetitive, $t_W \le 5$ ms) Continuous output current, $I_O$ Continuous total power dissipation at (or below) 25°C free-air temperature (see Note 2) Operating free-air temperature range, $T_A$ Operating virtual junction temperature range, $T_J$ Storage temperature range, $T_{stg}$	$\begin{array}{cccc} -0.5 \ V \ to \ 36 \ V \\ -3 \ V \ to \ V_{CC2} + 3 \ V \\ \pm 2 \ A \\ \pm 1.1 \ A \\ 2075 \ mW \\ -40^\circ C \ to \ 85^\circ C \\ -40^\circ C \ to \ 150^\circ C \end{array}$
Storage temperature range, T <sub>stg</sub>	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to network GND.

2. For operation above 25°C free-air temperature, derate linearly at the rate of 16.6 mW/°C. To avoid exceeding the design maximum virtual junction temperature, these ratings should not be exceeded. Due to variations in individual device electrical characteristics and thermal resistance, the built-in thermal overload protection can be activated at power levels slightly above or below the rated dissipation.

#### recommended operating conditions

	MIN	MAX	UNIT
Output supply voltage, V <sub>CC1</sub>	4.5	5.5	V
Output supply voltage, V <sub>CC2</sub>	4.5	36	V
High-level input voltage, VIH	2	5.5	V
Low-level input voltage, VIL	-0.3‡	0.8	V
Operating virtual junction temperature, TJ	-40	125	°C
Operating free-air temperature, T <sub>A</sub>	-40	85	°C

<sup>‡</sup> The algebraic convention, in which the least positive (most negative) limit is designated as minimum, is used in this data sheet for logic voltage levels.



SLRS007B - NOVEMBER 1986 - REVISED NOVEMBER 1995

# electrical characteristics over recommended ranges of supply voltage and free-air temperature (unless otherwise noted)


	PARAMETER		TEST CONDITIONS	MIN	түр†	MAX	UNIT	
VIK	Input clamp voltage	II = -12 mA			-0.9	-1.5	V	
		I <sub>OH</sub> = -0.5 A		V <sub>CC2</sub> -1.5	V <sub>CC2</sub> -1.1		v	
VOH	High-level output voltage	I <sub>OH</sub> = -1 A		V <sub>CC2</sub> -2				
		$I_{OH} = -1$	A, $T_J = 25^{\circ}C$	V <sub>CC2</sub> -1.8	V <sub>CC2</sub> -1.4			
		I <sub>OL</sub> = 0.5 A			1	1.4		
VOL	Low-level output voltage	I <sub>OL</sub> = 1 A				2	V	
		$I_{OL} = 1 A$	$T_J = 25^{\circ}C$		1.2	1.8		
Voiri	High-level output clamp voltage	$I_{OK} = -0$	.5 A		V <sub>CC2</sub> +1.4	V <sub>CC2</sub> +2	v	
VOKH		I <sub>OK</sub> = 1 A	A		V <sub>CC2</sub> +1.9	V <sub>CC2</sub> +2.5	v	
Varia	Low-level output clamp voltage	I <sub>OK</sub> = 0.5 A			-1.1	-2	V	
VOKL			IOK = -1	A		-1.3	-2.5	v
	Off-state high-impedance-state output current	V <sub>O</sub> = V <sub>CC2</sub>				500	μA	
IOZ(off)		$V_{O} = 0$				-500	μΛ	
IIH	High-level input current	V <sub>I</sub> = 5.5 V				10	μΑ	
۱ <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0				-10	μA	
	Output supply current		All outputs at high level			38		
ICC1		I <sub>O</sub> = 0	All outputs at low level			70	mA	
			All outputs at high impedance			25		
	Output supply current		All outputs at high level			33		
ICC2		$I_{O} = 0$	All outputs at low level			20	mA	
			All outputs at high impedance			5		

<sup>†</sup> All typical values are at  $V_{CC1} = 5 \text{ V}$ ,  $V_{CC2} = 24 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

### switching characteristics, $V_{CC1}$ = 5 V, $V_{CC2}$ = 24 V, $C_L$ = 30 pF, $T_A$ = 25°C

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
<sup>t</sup> d1	Delay time, high-to-low-level output from A input		400	ns
t <sub>d2</sub>	Delay time, low-to-high-level output from A input	See Figure 1	800	ns
ttlh	Transition time, low-to-high-level output		300	ns
t <sub>THL</sub>	Transition time, high-to-low-level output		300	ns
tr	Rise time, pulse input			
t <sub>f</sub>	Fall time, pulse input			
t <sub>w</sub>	Pulse duration			
t <sub>en1</sub>	Enable time to the high level		700	ns
t <sub>en2</sub>	Enable time to the low level		400	ns
<sup>t</sup> dis1	Disable time from the high level	See Figure 2	900	ns
t <sub>dis2</sub>	Disable time from the low level		600	ns

SLRS007B - NOVEMBER 1986 - REVISED NOVEMBER 1995



#### PARAMETER MEASUREMENT INFORMATION

Figure 1. Test Circuit and Switching Times From Data Inputs




Figure 2. Test Circuit and Switching Times From Enable Inputs

NOTES: A. The pulse generator has the following characteristics:  $t_f \le 10$  ns,  $t_f \le 10$  ns,  $t_W = 10 \mu$ s, PRR = 5 kHz,  $Z_O = 50 \Omega$ . B. C<sub>1</sub> includes probe and jig capacitance.



SLRS007B - NOVEMBER 1986 - REVISED NOVEMBER 1995




Figure 3. Two-Phase Motor Driver

