

Am27C010

1 Megabit (128 K x 8-Bit) CMOS EPROM

DISTINCTIVE CHARACTERISTICS

Fast access time

- Speed options as fast as 45 ns

- Low power consumption
 - 20 µA typical CMOS standby current
- JEDEC-approved pinout
- Single +5 V power supply
- ±10% power supply tolerance standard
- 100% Flashrite[™] programming
 - Typical programming time of 16 seconds

- Latch-up protected to 100 mA from –1 V to V_{CC} + 1 V
- High noise immunity
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control functions
- Standard 28-pin DIP, PDIP, and 32-pin PLCC packages

GENERAL DESCRIPTION


The Am27C010 is a 1 Megabit, ultraviolet erasable programmable read-only memory. It is organized as 128K words by 8 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP packages, as well as plastic one time programmable (OTP) PDIP and PLCC packages.

Data can be typically accessed in less than 45 ns, allowing high-performance microprocessors to operate without any WAIT states. The device offers separate Output Enable (OE#) and Chip Enable (CE#) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 100 μ W in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The device supports AMD's Flashrite programming algorithm (100 μ s pulses), resulting in a typical programming time of 16 seconds.

BLOCK DIAGRAM



10205G-1


Publication# 10205 Rev: G Amendment/0 Issue Date: May 1998

PRODUCT SELECTOR GUIDE

Family Part Nun	Am27C010								
Speed Options	$V_{CC} = 5.0 V \pm 5\%$	-45				-255			
	$V_{CC} = 5.0 \text{ V} \pm 10\%$	-45	-55	-70	-90	-120	-150	-200	
Max Access Time (ns)		45	55	70	90	120	150	200	250
CE# (E#) Access (ns)		45	55	70	90	120	150	200	250
OE# (G#) Access (ns)		25	35	35	40	50	65	75	75

CONNECTION DIAGRAMS

Top View





Notes:

1. JEDEC nomenclature is in parenthesis.

2. The 32-pin DIP to 32-pin PLCC configuration varies from the JEDEC 28-pin DIP to 32-pin PLCC configuration.

PIN DESIGNATIONS


A0–A16	 Address Inputs 		l
CE# (E#)	= Chip Enable Input	17	l l
DQ0–DQ7	= Data Input/Outputs		8
OE# (G#)	= Output Enable Input		
PGM# (P#)	= Program Enable Input		
V _{CC}	= V _{CC} Supply Voltage	← CE# (E#) ← PGM# (P#)	l l
V _{PP}	= Program Voltage Input	→ OE# (G#)	l
V _{SS}	= Ground		
			10205G-4

LOGIC SYMBOL

ORDERING INFORMATION

UV EPROM Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the following:



Am27C010 1 Megabit (128 K x 8-Bit) CMOS UV EPROM

Valid Combinations								
AM27C010-45 V _{CC} = 5.0 V ± 5%	DC5, DC5B, DI5, DI5B							
AM27C010-45 V _{CC} = 5.0 V ± 10%								
AM27C010-55	DC, DCB, DI, DIB							
AM27C010-70								
AM27C010-90								
AM27C010-120								
AM27C010-150	DC, DCB, DI, DIB, DE, DEB							
AM27C010-200								
AM27C010-255 V _{CC} = 5.0 V ± 5%	DC, DCB, DI, DIB							


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION

OTP EPROM Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the following:



Am27C010

1 Megabit (128 K x 8-Bit) CMOS OTP EPROM

Valid Combinations							
AM27C010-45 V _{CC} = 5.0 V ± 5%	PC5, PI5, JC5, JI5						
AM27C010-45 V _{CC} = 5.0 V ± 10%	JC, PC						
AM27C010-55							
AM27C010-70							
AM27C010-90							
AM27C010-120	JC, PC, JI, PI						
AM27C010-150							
AM27C010-200							
AM27C010-255 V _{CC} = 5.0 V ± 5%							

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION

Device Erasure

In order to clear all locations of their programmed contents, the device must be exposed to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase the device. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Å—with intensity of 12,000 μ W/cm² for 15 to 20 minutes. The device should be directly under and about one inch from the source, and all filters should be removed from the UV light source prior to erasure.

Note that all UV erasable devices will erase with light sources having wavelengths shorter than 4000 Å, such as fluorescent light and sunlight. Although the erasure process happens over a much longer time period, exposure to any light source should be prevented for maximum system reliability. Simply cover the package window with an opaque label or substance.

Device Programming

Upon delivery, or after each erasure, the device has all of its bits in the "ONE", or HIGH state. "ZEROs" are loaded into the device through the programming procedure.

The device enters the programming mode when 12.75 V \pm 0.25 V is applied to the V_PP pin, and CE# and PGM# are at V_{IL} and OE# is at V_{IH}.

For programming, the data to be programmed is applied 8 bits in parallel to the data pins.

The flowchart in the Programming section of the EPROM Products Data Book (Section 5, Figure 5-1) shows AMD's Flashrite algorithm. The Flashrite algorithm reduces programming time by using a 100 us programming pulse and by giving each address only as many pulses to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum pulses allowed is reached. This process is repeated while sequencing through each address of the device. This part of the algorithm is done at V_{CC} = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at $V_{CC} = V_{PP} =$ 5.25 V.

Please refer to Section 5 of the EPROM Products Data Book for additional programming information and specifications.

Program Inhibit

Programming different data to multiple devices in parallel is easily accomplished. Except for CE#, all like inputs of the devices may be common. A TTL low-level program pulse applied to one device's CE# input with V_{PP} = 12.75 V ± 0.25 V and PGM# LOW and OE# HIGH will program that particular device. A high-level CE# input inhibits the other devices from being programmed.

Program Verify

A verification should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with OE# and CE#, at V_{IL} , PGM# at V_{IH} , and V_{PP} between 12.5 V and 13.0 V.

Autoselect Mode

The autoselect mode provides manufacturer and device identification through identifier codes on DQ0– DQ7. This mode is primarily intended for programming equipment to automatically match a device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}C \pm 5^{\circ}C$ ambient temperature range that is required when programming the device.

To activate this mode, the programming equipment must force V_H on address line A9. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH} (that is, changing the address from 00h to 01h). All other address lines must be held at V_{IL} during the autoselect mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code, and Byte 1 (A0 = V_{IH}), the device identifier code. Both codes have odd parity, with DQ7 as the parity bit.

Read Mode

To obtain data at the device outputs, Chip Enable (CE#) and Output Enable (OE#) must be driven low. CE# controls the power to the device and is typically used to select the device. OE# enables the device to output data, independent of device selection. Addresses must be stable for at least t_{ACC} - t_{OE} . Refer to the Switching Waveforms section for the timing diagram.

Standby Mode

The device enters the CMOS standby mode when CE# is at V_{CC} \pm 0.3 V. Maximum V_{CC} current is reduced to 100 μ A. The device enters the TTL-standby mode when CE# is at V_{IH}. Maximum V_{CC} current is reduced to 1.0 mA. When in either standby mode, the device places its outputs in a high-impedance state, independent of the OE# input.

Output OR-Tieing

To accommodate multiple memory connections, a two-line control function provides:

- Low memory power dissipation, and
- Assurance that output bus contention will not occur.

CE# should be decoded and used as the primary device-selecting function, while OE# be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the ris-

MODE SELECT TABLE

ing and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between V_{CC} and V_{SS} to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μ F bulk electrolytic capacitor should be used between V_{CC} and V_{SS} for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

Mode		CE#	OE#	PGM#	A0	A9	V _{PP}	Outputs
Read		V _{IL}	V _{IL}	х	Х	х	х	D _{OUT}
Output Disable		Х	V _{IH}	х	Х	х	х	High Z
Standby (TTL)		V _{IH}	Х	х	Х	х	х	High Z
Standby (CMOS)		$V_{CC} \pm 0.3 V$	Х	х	Х	х	х	High Z
Program		V _{IL}	V _{IH}	V _{IL}	Х	х	V _{PP}	D _{IN}
Program Ver	ify	V _{IL}	V _{IL}	V _{IH}	Х	х	V _{PP}	D _{OUT}
Program Inhibit		V _{IH}	Х	х	Х	х	V _{PP}	High Z
Autoselect (Note 3)	Manufacturer Code	V _{IL}	V _{IL}	х	V _{IL}	V _H	х	01h
	Device Code	V _{IL}	V _{IL}	х	V _{IH}	V _H	х	0Eh

Notes:

1. $V_H = 12.0 V \pm 0.5 V$.

2. $X = Either V_{IH} or V_{IL}$.

3. A1–A8 and A10–16 = V_{II}

4. See DC Programming Characteristics for V_{PP} voltage during programming.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
OTP Products65°C to +125°C
All Other Products $\ldots \ldots \ldots -65^\circ C$ to +150°C
Ambient Temperature
with Power Applied
Voltage with Respect to V _{SS}
All pins except A9, V_PB V_CC \ldots –0.6 V to V_CC + 0.6 V
A9 and V_{PP} (Note 2) $\ldots \ldots \ldots \ldots -0.6$ V to 13.5 V
V_{CC} (Note 1)
Notes:

- 1. Minimum DC voltage on input or I/O pins –0.5 V. During voltage transitions, the input may overshoot V_{SS} to –2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is V_{CC} + 5 V. During voltage transitions, input and I/O pins may overshoot to V_{CC} + 2.0 V for periods up to 20 ns.
- Minimum DC input voltage on A9 is –0.5 V. During voltage transitions, A9 and V_{PP} may overshoot V_{SS} to –2.0 V for periods of up to 20 ns. A9 and V_{PP} must not exceed +13.5 V at any time.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices
Ambient Temperature (T _A) $\dots \dots \dots 0^{\circ}$ C to +70°C
Industrial (I) Devices
Ambient Temperature (T _A) $\dots -40^{\circ}$ C to $+85^{\circ}$ C
Extended (E) Devices
Ambient Temperature (T _A) $\dots -55^{\circ}C$ to +125°C
Supply Read Voltages
V_{CC} for ± 5% devices \ldots +4.75 V to +5.25 V
V_{CC} for ± 10% devices +4.50 V to +5.50 V


Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range (unless otherwise specified)

Parameter Symbol	Parameter Description	Test Condition	Min	Мах	Unit	
V _{OH}	Output HIGH Voltage	I _{OH} = -400 μA		2.4		V
V _{OL}	Output LOW Voltage	I _{OL} = 2.1 mA			0.45	V
V _{IH}	Input HIGH Voltage				V _{CC} + 0.5	V
V _{IL}	Input LOW Voltage		-0.5	+0.8	V	
ILI	Input Load Current	$V_{IN} = 0 V \text{ to } V_{CC}$			1.0	
I _{LO}	Output Leakage Current	$V_{OUT} = 0 V$ to V_{CC}			5.0	μA
I _{CC1}	V _{CC} Active Current (Note 2)	CE# = V _{IL} , f = 10 MHz,	C/I Devices		30	
		$I_{OUT} = 0 \text{ mA}$	E Devices		60	mA
I _{CC2}	V _{CC} TTL Standby Current	CE# = V _{IH}		1.0	mA	
I _{CC3}	V _{CC} CMOS Standby Current	$CE\# = V_{CC} \pm 0.3 V$			100	μA
I _{PP1}	V _{PP} Supply Current (Read)	$CE\# = OE\# = V_{IL}, V_{PP} = V_{CC}$			100	μA


Caution: The device must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied. *Notes:*

- 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .
- 2. I_{CC1} is tested with $OE = V_{IH}$ to simulate open outputs.
- Minimum DC Input Voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is V_{CC} + 0.5 V, which may overshoot to V_{CC} + 2.0 V for periods less than 20 ns.




10205G-5


Figure 1. Typical Supply Current vs. Frequency $V_{CC} = 5.5 \text{ V}, \text{ T} = 25^{\circ}\text{C}$



10205G-6



TEST CONDITIONS




10205G-7


Figure 3. Test Setup

Table 1. Test Specifications

Test Condition	-45, -55	All others	Unit	
Output Load	1	1 TTL gate		
Output Load Capacitance, C _L (including jig capacitance)	30	100	pF	
Input Rise and Fall Times	≤ 2	ns		
Input Pulse Levels	0.0–3.0	0.45–2.4	V	
Input timing measurement reference levels	1.5	0.8, 2.0	V	
Output timing measurement reference levels	1.5	0.8, 2.0	V	

SWITCHING TEST WAVEFORM





Note: For $C_L = 30 \text{ pF}$.

Note: For $C_L = 100 \, pF$.

10205G-8

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS OUTPUTS					
	Steady					
	Changing from H to L					
	Cha	anging from L to H				
XXXXXX	Don't Care, Any Change Permitted	Changing, State Unknown				
$\longrightarrow \longleftarrow$	Does Not Apply	Center Line is High Impedance State (High Z)				

KS000010-PAL


AC CHARACTERISTICS

Paramete	Parameter Symbols Am27C010												
JEDEC	Standard	Description	Test Set	tup	-45	-55	-70	-90	-120	-150	-200	-255	Unit
t _{AVQV}	t _{ACC}	Address to Output Delay	CE#, OE# = V _{IL}	Max	45	55	70	90	120	150	200	250	ns
t _{ELQV}	t _{CE}	Chip Enable to Output Delay	OE# = V _{IL}	Max	45	55	70	90	120	150	200	250	ns
t _{GLQV}	t _{OE}	Output Enable to Output Delay	CE# = V _{IL}	Max	25	35	35	40	50	65	75	75	ns
t _{EHQZ} t _{GHQZ}	t _{DF} (Note 2)	Chip Enable High or Output Enable High to Output High Z, Whichever Occurs First		Max	25	25	25	25	35	35	40	40	ns
t _{AXQX}	t _{OH}	Output Hold Time from Addresses, CE# or OE#, Whichever Occurs First		Min	0	0	0	0	0	0	0	0	ns

Caution: Do not remove the device from (or insert it into) a socket or board that has V_{PP} or V_{CC} applied. *Notes:*

- 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}
- 2. This parameter is sampled and not 100% tested.
- 3. Switching characteristics are over operating range, unless otherwise specified.
- 4. See Figure 3 and Table 1 for test specifications.

SWITCHING WAVEFORMS



Notes:

- 1. OE# may be delayed up to $t_{ACC} t_{OE}$ after the falling edge of the addresses without impact on t_{ACC} .
- 2. t_{DF} is specified from OE# or CE#, whichever occurs first.

PACKAGE CAPACITANCE

	Parameter	Parameter		CDV028		PL 032		PD 028	
Parameter Symbol	Description	Test Conditions	Тур	Max	Тур	Max	Тур	Max	Unit
C _{IN}	Input Capacitance	V _{IN} = 0	9	12	8	12	8	12	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0	13	15	11	14	11	14	pF