
Name: FAU 2017 SOLUTIONS

Read each question carefully before answering. Answer all parts. Show all work, calculations, and/or reasoning, otherwise no points will be awarded. Properly labeled loops must be shown on K-maps. Point values are as indicated.


1. (10 points) Implement the following minterm expression with a 4 to 1 MUX and a minimum number of external gates. Include the MUX equation and properly label the circuit diagram.



F = A'O'(B') + A'D(C) + AO'(1) + AD(C')




2. (10 points) Fill out the following timing diagram for the output F of the given 4 to 1 MUX. Ignore all gate delays.




 $3.~(10~{
m points})$ Design a $3~{
m to}~1~{
m MUX}$ using only $2~{
m to}~1~{
m multiplexers}.$ Include a truth table and a circuit diagram of your multiplexer design.


A	B Z			
0	0	Io		
0	1	I,		
1	0	I_2		
1	1	X		








4. (10 points) Fill out the following timing diagram for the outputs $W,\,X,\,Y,\,$ and Z of the given 1 to 4 DEMUX. Ignore all gate delays.



5. (10 points) Use the outputs from the following 4 to 16 decoder and a minimum number of **2-input** external gates to realize the following Maxterm expression. Properly label the circuit diagram.



0-6 ns

6-9ns

9-11ns

11-12 ns SET

12-13ns

13-14 ns

14-19ns

HOLD

RESET


SET

HOLD


RESET

HOLD

6. (10 points) Fill out the following timing diagram for an SR latch. Ignore all gate delays. Q(0)



7. (10 points) Fill out the following timing diagram for an active-low gated D latch. Ignore all gate delays. Q(0) = 0.




NOT ENABLED: 3-705, 11-1605, 21-2605, 31-34ns, 38-40ns


SET : WHEN EN = 0 AND OF D=1

RESET: WHEN EN=0 AND D=0


8. (10 points) Fill out the following timing diagram for a rising-edge triggered JK flip-flop. Ignore all gate delays. Q(0) = 1.




9. (10 points) Fill out the following timing diagram for a falling-edge triggered T flip-flop. Ignore all gate delays. Q(0) = 1.




10. (10 points) Design a 3-bit counter that counts in the sequence given in the state diagram below. Use T flip-flops and a minimum number of external gates. Write each flip-flop equation, then draw the circuit diagram using the template below.




\boldsymbol{A}	B	$\mid C \mid$	A^+	B^+	C+	$\mid T_A \mid$	T_B	T_C
0	0	0	1	0	0	1	0	0
0	0	1	X	X	×	×	X	×
0	1	1	1	1	_ !	1	0	0
0	1	0	0	0	O	0	l	0
1	0	0	1	0	ı	0	0	l
1	0	1	0	l	ı	-	1	0
1	1	1	0	t	0	1	0	1
1	1	0	X	X	X	X	×	×





11. (10 points) Design a 4-bit ripple counter that counts from 0–11. Use either D or T flip-flops (indicate which you choose) and a minimum number of external gates. Draw the circuit diagram using the template below. The flip-flop labeled A corresponds to the MSB of the counter, and the flip-flop labeled D corresponds to the LSB of the counter.

Flip-Flop Type:




TIR must go to Zero when A&B are both 1. Therefore

CLR = AB

11. (10 points) Design a 4-bit ripple counter that counts from 0–11. Use either D or T flip-flops (indicate which you choose) and a minimum number of external gates. Draw the circuit diagram using the template below. The flip-flop labeled A corresponds to the MSB of the counter, and the flip-flop labeled D corresponds to the LSB of the counter.

Flip-Flop Type:



Therefore

CUR = AB